

I don’t really see how what you detailed in your summary connects to your thesis. How are things like more registers and less cycles for branches related to using RISC over CISC? It reads more like the microarchitecture of the MIPS is better rather than the approach of the ISA.



You got a source for that last sentence? I’m inclined to degree, but I’d love to see a a concrete explanation proving it.